zyxel_gs1920_series

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Last revision Both sides next revision
zyxel_gs1920_series [2020/11/12 11:48]
svanheule [Zyxel GS1920 series] Add SoC to models
zyxel_gs1920_series [2021/01/01 16:54]
svanheule [GS1920-24HP] Add GPIO details
Line 25: Line 25:
   * PoE controller: STM32F100   * PoE controller: STM32F100
   * PoE PSE: 6× BCM59111   * PoE PSE: 6× BCM59111
-  * GPIO: 4× RTL8231+  * GPIO: 
 +    * 1× [[RTL8231]] as GPIO expander: I2C mode, device ID 0x3 (bus address 0x53), 8-bit register address width. 
 +    * 3× RTL8231 as shift register: port status LEDs
     * HC164 shift register for device status LEDs     * HC164 shift register for device status LEDs
-  * ADT7468 thermal controller with 3× 3-pin fan+  * ADT7468 (I2C/SMBus) thermal controller with 3× 3-pin fan
   * Sipex SP3232 RS-232 transceiver   * Sipex SP3232 RS-232 transceiver
  
 The serial port header J2 uses the standard [[https://en.wikipedia.org/wiki/Serial_port#Pinouts|DCE pinout]], with TX/RX on pins 2 and 3, and ground on pin 5. Port settings are 9600 baud, 8n1, with ±5.6V logic levels. The serial port header J2 uses the standard [[https://en.wikipedia.org/wiki/Serial_port#Pinouts|DCE pinout]], with TX/RX on pins 2 and 3, and ground on pin 5. Port settings are 9600 baud, 8n1, with ±5.6V logic levels.
 +
 +The PoE management MCU and the ADT7468 fan controller are on a shared I2C bus. The PoE MCU is at address 0x20, while the fan controller is at (fixed) address 0x2E.
  
 === Photos === === Photos ===
  • zyxel_gs1920_series.txt
  • Last modified: 2021/01/01 21:44
  • by svanheule